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Abstract—The time-varying loading conditions that power
amplifiers (PAs) experience in active antenna systems degrade
their overall performance. Consequently, the design of linear and
highly-efficient PAs under mismatch is more important than ever.
In this paper, different common and promising PA architectures,
i.e. class-B, balanced, Doherty (DPA) and load-modulated-power-
amplifier (LMBA), are analyzed under mismatch. Their sensitiv-
ity in terms of linearity, efficiency and output power is compared
under a LTE signal excitation. Average drain efficiency (DE),
average output power, normalized-mean-square-error (NMSE)
as well as maximum output power variations are presented
for each architecture as function of the voltage-standing-wave-
ratio (VSWR). Thereby, the most suitable PA architecture to be
integrated in active antenna systems may be identified.
Index Terms—active antenna system, power amplifier, class-B,
Doherty, load modulated balanced amplifier, mismatch, linearity,
efficiency.
I. INTRODUCTION
The use of large active antenna arrays for multiple-input
multiple-output (MIMO) and beamforming systems in the
upcoming 5G technology brings several challenges to power
amplifier (PA) designers. It has been shown that PA linearity
and efficiency will be affected by load variations due to mutual
coupling and crosstalk in active antenna transmitters [1].
From the PA perspective, there are different mechanisms to
compensate the degrading effect due to load variations [2].
These can be arranged in three main categories: 1) circu-
lators/isolators which eliminate PA-antenna interactions and
impose a one-directional signal flow; 2) tunable matching
networks (TMNs) and resistance compression networks; 3)
load insensitivity PA topologies. Even though TMNs seem to
be a very promising solution, the necessary prior knowledge
of the varying load together with losses associated to tuning
components complicate its implementation. Therefore, load
insensitive PA architectures have received increased attention
in the last years. A method to calculate the load reflection
coefficient without losses is proposed in [3].
In [4], a reconfigurable Doherty power amplifier (DPA)
capable of working under different operation modes depending
on the antenna voltage-standing-wave-ratio (VSWR) has been
introduced. In addition, the authors in [5] proposed a method,
by exploiting active load pulling in a multi-port combiner,
to synthesize optimal impedance conditions not only for
broadband peak and back-off operation but also to mitigate
VSWR events at peak power. However, the major drawback
of these architectures is that they also require knowledge of the
reflection coefficient to be compensated. However, this task is
very challenging when these PA architectures are integrated in
an active antenna system with coupled antenna elements [6].
Various PA topologies have been studied under mismatch.
The DPA has been simulated in [7] and even compared with
a class-AB amplifier in [8] for different reflection coefficients.
Furthermore, a DPA was implemented and tested in a 8 × 1
transmitting array under beam-steering mismatch [9]. On the
other hand, the load modulated balanced amplifier (LMBA)
has also been studied under mismatch and even a VSWR
immune topology has been proposed in [10]. Nevertheless,
most of the previous works only demonstrate the performance
under mismatch when the PA architecture is driven by a
continuous wave (CW).
This work aims to identify the most suitable PA architecture
to be integrated in active antenna systems. Implementation of
idealized Class-B, balanced PA, conventional DPA and LMBA
have therefore been considered. A performance comparison
under mismatch by using a typical modulated signal excitation
is provided. The linearity, the average efficiency as well
as the maximum and average output power performance of
the different PA architectures are presented and compared at
different ranges of VSWR.
II. POWER AMPLIFIER ARCHITECTURES
It is well-known that each PA architecture offers different
relevant properties. The class-B operation mode is a good ref-
erence of comparison, both in terms of linearity, efficiency and
load sensitivity. The balanced architecture has good linearity
and better mismatch tolerance than class-B due to the output
hybrid coupler [11]. The DPA achieves moderate linearity and
high-efficiency at backoff (BO) [12] by exploiting the load-
modulation technique. Finally, the recently proposed LMBA
obtains similar efficiency performance to the DPA, despite
compromising linearity, by using a balanced structure [13].
Hence, the LMBA is a candidate for efficient and mismatch
tolerant applications.
A very simple FET transistor model, based on a linear and







 0 if vGS < VTHgm(vGS − VTH) if VTH ≤ vGS ≤ VSAT
IMAX if VSAT < vGS
(2)
where α = 1/(RON ∗ IMAX/2), IMAX = gm(VSAT − VTH). vGS
and vDS are the gate and drain voltages, the RON is the on
resistance of the transistor and IMAX the maximum saturated
current. The design parameters were: RON = 0.1, gm =
0.25, VSAT = 0.5, VTH = −3.5.
The class-B amplifier will serve as a reference and building
block for the remaining architectures. It is designed for a
nominal Ropt of 50 Ω load whilst both higher harmonics
and the low frequency terms are short circuited in the output
section.
For the balanced architecture, two of the above class-B PAs
are connected by using ideal quadrature hybrid couplers at
input and output sections. The isolation port is terminated by
a 50 Ω resistance to dissipate the reflected waves from the
load.
In this work, an ideal DPA is considered consisting of two
independently-driven class-B PAs where the auxiliary one has
an input phase delay of -90 degree and a modified drive profile
to turn it on at 6 dB BO. The output combiner network
consists of a quarter-wave transformer and a resistive 25 Ω
nominal load, which have been calculated from the transistor
parameters and the intended 6 dB BO operation.
Finally, the LMBA is derived from the balanced amplifier
architecture. It consists of three amplifiers connected at the
output by means of a hybrid coupler. Two of the amplifiers
act as main amplifiers and the third one serves as a control
signal to impose the load modulation in the ports where the
main amplifiers are connected. The main amplifiers section
works as a regular balanced amplifier, but when this reaches its
saturation point, the third amplifier injects a signal to modulate
the balanced ports achieving the optimal impedance of the
main amplifiers and thus the overall efficiency is enhanced.
The design equations for the LMBA at 6 dB output BO
operation can be found in [13].
III. PERFORMANCE COMPARISON UNDER LOAD
MISMATCH USING MODULATED SIGNALS
The main objective of this work is to investigate the mis-
match performance of the PA architectures above in a typical
20 MHz LTE application scenario. The four PA architectures
were designed and simulated for the optimal load condi-
tion. The evaluation is then performed in terms of linearity,
average drain efficiency, and output power degradation vs
mismatch. Some of the architectures are inherently nonlinear.
An ideal static pre-distorter, designed to compensate for the
non-linearity at the nominal load, is therefore applied. The
predistorter is fixed and not updated as the load is changed.
First, Fig. 1 compares the average efficiency for the four
PA architectures. The highest average DE is located in an
impedance different to the optimal load, except in the balanced
PA, where its efficiency is symmetrical with respect to the
center of the Smith-chart. It is important to note that, an
excessive average can be explained by an oversaturated and
hence very non-linear operation. The DPA and LMBA show
a similar tendency of high average DE at smaller impedances




















































































































(d) Load modulated balanced amp.













































































































(d) Load modulated balanced amp.
Fig. 2. NMSE in dB with respect to the load impedance variations, some
regions are not showing a value, the reason is that it is below the -50 dB
contour level.
Fig. 2 compares the linearity in terms of NMSE for the four
PA architectures. The results demonstrates that, in general,
high linearity can be found opposite to the location of high
efficiency, except for the balanced PA, which is centered to
the optimal load. A fair comparison is complicated with such
information. As linearity and efficiency are competing goals,
in many cases a trade-off must be achieved. In addition, the
mismatch effect is not the same for all the architectures, due
to the different output combining and isolation mechanisms.
Fig. 3 presents a comparison of the PA architectures vs
mismatch, where the performance from Fig. 1 and Fig. 2
has been evaluated within concentric circles in the Smith
chart, corresponding to increasing VSWR values. The average
efficiency and the average output power were averaged for
increasing VSWR circles, whereas for the linearity, the worst
case was obtained. Furthermore, the ∆POUT was calculated as
maximum - minimum output power values from such VSWR
regions.




































(a) Worst case linearity and average of average Drain Efficiency





































(b) Average and ∆POUT output power
Fig. 3. Performance parameters under mismatch
In Fig. 3(a) is clear that the balanced PA has the highest
protection against mismatch in terms of linearity, whereas the
DPA and the LMBA present similar response. Furthermore,
the efficiency that the DPA and the LMBA can reach is
comparable. Between the DPA and the LMBA, when the
VSWR increases, the performance degradation of the LMBA
is larger than the DPA. Fig. 3(b) shows how the power varies.
The ∆POUT is quite similar in the four architectures, with the
balanced PA being slightly better. The LMBA reaches the
higher output power as the output combines all the signals
when present.
IV. CONCLUSIONS
This work compares the performance of four common PA
architectures under mismatch conditions. Although idealized
circuit implementations have been used, the comparison can
give useful insights in the fundamental load-sensitivity of
different PA architectures. For instance, both the DPA and
the LMBA performed similarly regarding a high average
DE. However, as the VSWR increases, a larger degradation
in linearity is observed, making them suitable in weakly
coupled active antenna systems. In contrast, the balanced PA
performed best in maintaining its linearity under larger VSWR.
A decision on a suitable architecture can only be based on the
specific application requirements.
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